Featured events

« December 2019 »
MonTueWedThuFriSatSun
1
2345678
9101112131415
16171819202122
23242526272829
3031

Microelectrónics (MCRE 1)

Electronic document: 
Créditos Totales: 
4.0
Delivery dates: 
First semester
Type of subject: 
Itinerario I1
Type of subject: 
Itinerario I3
Instructional Objectives: 

The subject "Microelectronics" aims to train students of the Master in full-custom design of VLSI integrated circuits. This course provides a bridge between design and technology systems, processes and devices, considering the requirements of the circuits and systems that make use of these technologies.
This course aims to provide future designers vision systems covering hardware from system design aspects to the physical path, through their circuits and building blocks, mainly focused on CMOS technology, which is the most used today for circuit design application. It will also ensure a basic introduction to the structures and processes in the work necessary technology integrated circuit design.
Detailed objectives of the course are:
1. Achieve a thorough knowledge of the operation of MOS transistors.
2. Knowing the basics of the manufacturing process and the implications for the designer: the design rules.
3. Being able to design from schematic to layout any CMOS circuit.
4. Studying how to characterize CMOS designs in its main aspects: area, strength, capacity and delay.
5. Perform the design of CMOS logic gates following different architectures.
6. Design and analyze basic sequential circuits (t latch register)
7. Knowing different timing systems integrated circuits and associated implications.
8. Design subsystems (finite state machines, memories, data paths).
9. Learn VLSI design methods: since the completion of the base plane to complete the validation circuit.
10. Learn the basic principles of manufacturing test and how to take into account in the design.

Program: 

1. Introduction to the design of ASICs (0.3 ECTS)
VLSI Design
CAD Tools
Representation of circuits and systems

2. NMOS and CMOS Logic:
Bar Charts
Switch logic

3. Transistors: operation
1. investors
Logic gates

4. Basic CMOS manufacturing processes. Design Rules
Silicon semiconductor technology
Basic CMOS Process
Design Rules

5. Circuit characterization
resistance
capacity
Switching characteristics. retardation
Excitation of large capacity
Power consumption (static and dynamic). Dimensioning of power tracks;
"Latchup"

6. Sequential Logic
Timing system
Records
Stack (FIFO)

7. Timing
Strict two-phase approach
Extensions to the basic timing
Generating a clock signal
Timing alternatives
Timed CMOS logic structures;

8. Subsystems design (1):
PLA,
Finite State Machine

9. Subsystems design (2):
Adders, shifters
Memory: RAM, ROM

10. CMOS design methods
Input / output chip
Structured Design Base Plan
Alternatives CMOS chip design (Networks predifundidas, standard cell library, full-custom, FPGAs, ...)

11. Test of Integrated Circuits. Design for test
Need test
Controllability, Observability and Fault Models
Design Strategies for test:
Techniques "ad-hoc"
structured techniques
Techniques for self-test
System Level Test

Teaching Methodology
The course is given in person, by combining the following methodologies:
- Lectures on theoretical and practical part. They will be in the classroom using transparencies and blackboard. At least 25% of classes are practical.
- Individual Exercises, delivered and corrected in class.
- Realization of a group project.

Review: 

The evaluation of the course is done through three sources:
- A written examination (40%). In it the student, with or without the use of reference books or notes as appropriate, must solve problems, designs or aspects based questions developed in class.
- Delivery of practical work and exercises (50%).
- Participation in class (10%).

Faculty
Más Información
Subject code: 
93000710
Course Number which belongs within the qualification: 
1
Center impartation: 
ETSITelecomunicación
Academic year of teaching: 
2013-2014